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1. Introduction 
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Logic level simulation for circuits of the sizes currently being 
designed is indeed a formidable computational task. Chips are being 
bui It today containing over a mi 1 lion gates, with storage 
elements and RAMs. Ordinary lo~ic simulation of systems of this size 
can take many hours of computation time on the fastest computers. 
Fault simulation for such large chips, is out of the question for 
anythin~ but the largest supercomputer. Certainly this is a task justifYing the use of paral leI processing. 
The 64 processor RP3 can serve as a useful test bed for experimenting 
with paral leI processing techniques applied to the problem of logic 
level simulation and related DA al~orithms, such as fault generation 
and simulation. I have been doing Just this since last summer. I have 
developed a number of algorithms for general logic simulation and for 
fault simulation. These have been implemented with programs running 
on the RT under Mach. This permits testing the workabi lity of the 
programs, since it simulates a parallel processor environment. But it 
gives no direct information as to how fast the programs would run on 
an actual parallel processor. I have run programs on the RP3, but my 
examples are not large enough to yield much meaningful data on speed. 
In the following sections, I wi I 1 describe the simulation algorithms 
that I have developed, and indicate what I propose to do in the 
future. 
2. Combinational Logic Simulation- Overview 
My goal is to develop a scheme that allows the work to be distributed 
among the processors in such a manner that: 
(1) Each can do a substantial amount of work without having to wait 
for information from the other processors. 
(2) The processors can share fixed information, principally the 
descriptions of the circuits being simulated. 
The first requirement is necesssary if the processors are to be 
usefully employed, i.e. if the useful work that each does is to be 
substantially greater than the overhead necessary to distribute and 
coordinate tasks. 
The second requirement is important in keeping the memory requirements 
within reasonable bounds. If large circuits are to be simulated, it 
would be undesirable to require that each processor have a copy of the 
circuit description. 
The approach that I have taken is to simulate on a level basis. That 
is, gates fed only by primary inputs (or latches) are on levell, and 
a gate is on level i if the highest level gate feeding it is on 
level i-I. Given all of the primary input signal values, it is then 
possible to evaluate the outputs of all of the level 1 gates, 
independently of one another. Once al I of the level i gates have been 
evaluated, it is then similarly possible to evaluate all of the gates 
on level i+l independently of one another. Using a parallel 
processing system, we can attack the levels in sequence. At each 
level, the gates are partitioned equally among the processors. When 
every processor has completed the evaluation of the gates assigned to 
it, the gates on the next level are evaluated. 
A single description of the circuit exists, and is accessible to al I 
of the processors. The description consists of a list of gates (with 
their types) and, for each gate, pointers to the gates that feed it 
and to the gates it fans out to. Similarly, the current signal values 
at each gate output (as weI I as the primary input signal values) are 
also globally avai lable. There is never an occasion for two 
processors to attempt to change the same si9nal value, nor is there 
any possibility of a processor changing a signal value that another 
processor must read. 
The efficiency of this scheme may be improved (by how much is not 
clear) by evaluating only those gates for which at least one input has 
changed since the last time that gate was evaluated. (It is assumed 
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that we are concerned with a sequence of primary input states.) If 
the input sequence can be so ordered that only a small fraction of the 
input signals change at each step, then the overhead involved in 
keeping track of which gates have active inputs would be small 
compared to the amount of evaluation work saved. Evaluating this 
possible enhancement is one of the objectives of the proposed research. 
3. Sequential Circuit Simulation- Overview 
It is useful to be able to simulate systems with memory, i.e. systems 
that have RAMs, and/or storage elements such as latches, where the 
outputs of these devices constitute some of the input variables. (It is 
assumed in the fol lowing discussion that the systems simulated are 
clocked or synchronous.) In order to extend the process outlined in 
the previous section to cover systems with feedback, it is necessary 
to introduce a phase of the simulation in which some of the output 
signals are transmitted to the feedback inputs. It is also necessary 
to arrange for the storage of state values of storage elements. If 
RAMS are to be al lowed as circuit elements, then additional special 
storage is needed for the contents of memory. 
In order to permit the accurate simulation of systems with multi-phase 
clocking, it is also necessary to incorporate a convenient way of 
specifiying the sequence of clock signalS, and to al low this sequence 
to be altered during the simulation. This can be done by al lowing 
suitably coded clocking specifications to be incorporated in the 
stream of input Signals. Such clocking specifications are injected 
only when the clocking sequence is to be changed. My simulation 
programs include such features. A special appl ication is to al low the 
simulation of systems using LSSD. In particular, one of the primitive 
elements I have implemented is a scan latch. 
It is assumed that clocking intervals are sufficiently long (or long-
path delays are sufficiently small) that the outputs of the circuits 
reach stable conditions before the arrival of the next clock pulse. 
It is also assumed that short-path delays do not cause any problems. 
The general approach that I am using can be extended to give 
information on signal path delays, and indeed some of my earlier 
programs implemented this, but I am postponing further work along this 
line until later. 
The simulator allows for unknown logic values, the high impedance 
state (tri-state logic), and a variety of logic elements as primitives 
(including MUX's, RAMS, and LSSD scan latches.) 
4. Fault Simulation- Overview 
The basic fault simulation problem is to determine which members of a 
given list of faults are detected by a given sequence of test vectors. 
My basic fault simulation program works as fol lows: The first input 
(test vector) is applied, and the outputs of all gates in the valid 
circuit are determined and recorded. Each member of the fault list is 
then injected into the circuit, one at a time. For each fault, the 
simulator, starting at the site of the fault, determines which gate 
values are affected. If any of them are amon9 the set of signals 
specified as "observable outputs", the fault IS checked off as 
detected, and is deleted from the list. After the entire list has 
been processed in this manner, the next test vector is applied, and 
the process is repeated. This continues until either the test 
sequence ends or the list of undetected faults is empty. Note that, 
during the simulation of the faulted circuits, only those gates with 
at least one input changed as consequence of the fault are evaluated. 
In practice, this m~ans that only a small fraction of the gates (for a 
circuit of any size) need be evaluated. 
This scheme has been implemented both for a uni-processor and for an 
RP3 type multi-processor. In the multiprocessor version, the fault 
list is partitioned into n equal lists, one for each processor. After 
the valid circuit has been evaluated for a test vector (using the • 
paral lei processing technique outlined in Sections 2 and 3 above), 
each processor, in paral lei, then processes the circuit for each of 
the faults on its list (one at a time). Faults not detected are 
placed on one of the n members (in rotation) of a second set of fault 
I ists, to be processed for the next test vector. Each processor works 
entirely independently of the other processors on the faults it has 
been assigned. Processors share the circuit description, but maintain 
private copies of the signal values for the faulted circuits, so that 
they do not interfere with one another other than to read common 
information. (Another, less frequent, form of contact may occur 
during the placing of as yet undetected faults on fault lists.) 
The most complex aspect of the program has to do with the simulation 
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of sequential circuits, particularly those including RAMs. Various 
lists of previous values of stored signals must be properly maintained. 
5. Results To Date 
The ideas discussed above have been implemented in programs written in 
C, using the Mach C-threads system. They are running successfully on 
both the RT and on the RP3. The examples used thus far are relatively 
small circuits, the largest involving about 350 gates (most of them 
are an order of magnitude smaller). These include sequential circuits 
using small RAMs and also LSSD circuits. The results on the RP3 for 
the two largest circuits run are as fol lows: 
Circuit 38: 178 gate ALU (combinational logic) 21 inputs. 50 random 
tests detected 418/1254 faults. 






Circuit 30: A small circuit (designated DCDEX) designed for the RP3 by 
Rory Jackson. 354 gates (including 20 latches), 24 inputs. 45 random 
tests detected 396/1380 faults. 








The efficiency of the algorithm in util izing mUltiple processors is 
obviously a function of the size of the circuit being processed. For 
example, if the number of gates per level is relatively small, then 
there is not much work for each processor to do relative to the 
overhead involved in getting them into play. Thus, I would not expect 
this program to be really effective on circuits with fewer than many 
thousands of gates. 
At the input end, John Heaven has written some pr09rams for converting 
circuit descriptions generated via the SCALD graphiCS system to a form 
that can be used by my programs. This would al low us to integrate my 
simulator into the current design environment at Hawthorne and to 
handle larger circuits. He has also done some preliminary work (on 
the uni-processor version) to improve the input interface, and also to 
reduce memory requirements. I have not yet incorporated these ideas 
into my programs. 
6. Proposed Further Work 
I would 1 ike to continue along the fol lowing lines: 
(1) Thoroughly test the present version of my program on the RP3. 
Include tests on real logic chips, such as those used in the RP3 
itself. 
(2) Make measurements on the program to determine its speed and where 
the bottlenecks are. Then determine how to eliminate them. 
(3) Modify the program to make it more efficient. For example, it 
would certainly be useful to control memory al location to ensure 
that the variables used exclusively by a processor are assigned 
to its local memory. 
(4) Incorporate into my program some of the new features mentioned 
above (at the end of Section 5), particularly those pertaining to 
the input interface. 
(5) Simulate some large, real, circuits to get some good speed 
measurements. This depends on the enhancement of my program so 
that it can fit in with the input interface referred to above. 
(6) Look into the problem of test vector generation. 
(7) Consider incorporating timing measurements. 
(8) Consider allowing simulation of multiple faults. 
(9) Consider applications to asynchronous sequential circuits. 
(10) Develop some ideas about program checking and debugging on an 
RP3 type machine. 
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(11) Determine what characteristics of the RP3 are impeding faster 
operation of my program, and how might these be feasibly 
improved. 
( 1 1) Evaluate various RP3 features and generate 
new hardware and/or software features that 
practical. (For example, how can the wait 
implemented?) 
some ideas for other 
would be useful and 
operation best be 
(12) Consider how to extend the ideas outlined here to systems using 
bui It-in-test. 
(13) Since this is a research project, fruitful ideas for further work 
are likely to develop along lines not now evident. 
7. Running Programs on the Current Version of the Simulator- Detai Is 
At present, circuit descriptions are in the form of a set of 
assignment statements, specifying the gates and the inputs to each 
gate. These descriptions are in files designated, for example as, 
ckts/38t.c. (AI I are in the directory ckts n the integer refers to the specific circuit, and the letters, such as t", refer to variations in 
the description forms for various versions of the simulator. For 
examp!e,.versions 13 RnR 14 of the simulator work with circuit 
descriptions of type t.) 
The circuit description includes variables ninpts (the total number of 
inputs- including feedback inputs), ngts (the total number of gates -
including latches), nmems (the number of feedback inputs), and ncl 
(the number of clock signals). Circuit elements are, in general, 
multiple-input n single-output devices, described by a structure labelled "gate. (Input and clock signals are also specified as glte 
structures.) The gates are organized in a I-dimensional array, gL 1 
wi th indexes runn i ng from 0 to n~ts - I. I nputs are in an array i 
with in9jXeS ranging from 0 to nlnpts - I, and clock signals are in an 
array cL with indexes ran~ing from I to nc1. (This is true for the 
latest 2 versions of the slmulator; in earlier verst'ons all indexes 
start at 1.) For gate g[i , the tYl?e is ~iven by g il.fn. For 
example, the st~tjment g[3 .fn = 'b speclfie~ gate 3 as a NAND-gate. 
The statement gL3 .fanin = 4 specifies that gL3J has 4 inputs. The 
statement g[3]. inp = new = gen_ptr_array(4) creates a fOinter to an 
array of 4 po inters that wi II conta in po inters to the ·jnputs. These 
are specified by further staterents such as: *new = &g 2 (indicating 
that the first input is from g ,], *(new + 1) = &i[17J (indiqting 
that the second input is from ilI7][ jtc. A feedback input iL22] 
receiving its signal from a latch g 6 would be specified by ~hj 
statements: i[22J. inp = new = gen_ptr_array(I), and *new = &gL6 • 
Circuit descriptions are compi led separately into object code and 
linked later to the compi led simulator programs. A shel I script,sim, 
is used to compile and run. It calls on various make files to ensure 
that up-to-date versions are produced. Sim has 4 parameters. They 
indicate whether the program is to run on the RT or on the RP3, which 
version of the simulator is to be used, how the faults are to be 
supplied, and what circuit is to be tested. Thus, the command sim rt 
14 m 38 would run version 14 on the rt with circuit 38. The parameter 
m specifies that "most" faults are to be generated, meaning that both 
stuck-at-O and stuck-at-I (abbreviated here as @O and @1) wi I 1 be 
generated at the outputs and inputs of each gate, but there wi 1 1 be no 
dupl ication of the same fault at the output of a gate with fanout I 
and the input of the gate it feeds. Other options are "a", which does 
not el iminate the redundancy described above, "d", which does not 
include a fault if all tests for some other fault also test for it, 
and "I", which calls for a user sUPlllied list of faults. (These are 
taken from a file tflts/38, where 38 is the circuit number.) 
In all cases, the test vectors are taken (for circuit k) from file 
tsts/k. A preface fi Ie, cal led tpref/k (pref/k for versions of the 
simulator prior to 13), corresponds to each circuit. The first line 
of this fi Ie, is a y or n, indicating whether or not detai led 
printouts are desired. The next line specifies the number of 
Rrocessors to be used. Next comes a list, terminated by a line with a 
'.", of gates whose outputs are to be printed (if the first line is a 
"y"), and, then comes a similar list, also terminated by a "." of the 
observable gates (i.e. observable for fault detection purposes}. The 
sim shell concatenates tpref/k, tflts/k (for the "I" case), and tsts/k 
into a fi Ie called inpt. The executable program is placed in the fi Ie 
simprog. Where the RT was specified, sim causes simprog to be 
executed, with inpt redirected to it and the results redirected to 
res/k (where k is the circuit number). When the first argument given 
to sim is rp3, it is necessary for the user to ftp simprog and inpt to 
the RP3 and then telnet the appropriate command to call for execution. 
In my RP3 fi Ie, I have a shell cal led rrp3 which causes simprog to be 
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executed with inpt as the input, and the result redirected to outpt. 
The shel I sim expects to find a make fi Ie for each combination of its 
first 3 arguments. Thus, for example, there is a makefi Ie mk-rt-14m 
associated with the command sim rt 14 m k, (k is a circuit number). 
In order to ensure proper recompi lation when different circuits are to 
be processed, there is a dummy fi Ie and a circuit number fi Ie 
associated with each make fi Ie. For example, dum/rtl4m and cn/rtl4m 
are associated with mk-rt-14m. dum/rtl4m is touched whenever the 
circuit designation is changed (as indicated by the contents of 
cn/rtI4m) so as to force the recompilation of the fi Ie that becomes 
simprog. Constants are in the fi Ie constants, and 
definitions are in the file glbldefl.h. (Versions prior to 13 use 
91bldef.h, and sti 1 1 earlier versions use other fi les. All these are 
In the directory simulators/.) 
8. Fault Simulation of Combinational Logic Circuits- Closer Look 
There is a block of storage with the structure "fIt" associated with 
each fault (see the fi Ie glbldefl.c for definitions of the key 
stuctures such as gate and fit). For combinational logic, the only 
information that is contained in this block is the description of the 
fault: namely the type, the specification of the terminal involved, 
and the value (af which the faulted node is stuck). For example, a @O 
fault at input i 4] would be described by specifying the type 
as an input fault (type I), the index of the input (in this case 4), 
and the value (in this case 0). A @I fault at input 2 of gate g[5] 
would be described as a stuck fault at a gate input (type 2), gate 
index (5)( gate terminal (2), and value (I). A I£'El fault at the output 
of gate g 9J is similarly specified (the type is 3 for such a case). 
Where faults are presented to the simulator in lists generated by the 
user (in a fi Ie tflts/k) by giving the type, value, terminal and index 
in that order. For example,the prec~ding 3 faults would be entered 
as: 100,2, 212,5, and 300,9, respectively. 
Each such description, referred to as a fault descriptor, is pushed 
onto one of nproc stacks, where nproc is the number of processors to 
be used by the simulator. The fault descriptors (the abbreviation 
"fault" wi I I be used where the meaning is clear) are assigned to these 
stacks in round robin fashion. There are actually two fault stacks 
associated with each processor (i e processor n hq~ the 2 stacks 
pointed to by pointers topfstk[OJtnl and topfstk[lJlnJ). The initial 
set of faults is distributed among the El-stacks. When a processor has 
simulated the results of the first input for a fault on its O-stack, 
if the fault has not been detected, then it is, again in round robin 
fashion, pushed onto the I-stack of some processor. (Otherwise it is 
discarded.) For the next input, the processors work on the faults in 
their I-stacks, pushing undetected faults onto O-stacks, etc. 
In the routine fwork, processor n P9P~ an element off its active fault 
stack, pointing to it with faultptrlnJ, and then cal ling the routine 
procfault to process it. Procfault calls injflt to analyze the fault 
description, and set the stage for procfault to call the routine 
checkfault. Among other things, it injects the false value for an 
input stuck fault (if it differs from the valid value) and cal Is the 
routine updlevf to determine which gates receive signals from the 
faulted input and must therefore be evaluated. Those to be evaluated 
are placed on an "active gate sfa~Is" fQr the appropriate logic level, 
called (for processor n) actgts nJllvlJ. It uses the routine updlevf 
for this purpose. 
Checkfault determines the low end (fltlev) of the range of logic 
levels that must be processed and cal Is on the routine eval to 
evaluate, in proper order, the appropriate gates. It analyzes the 
results of each evaluation to determine (cal ling on updlevf for this) 
what other gates must be evaluated, and whether the fault has been 
detected. It passes the results of its efforts back to procfault. 
Procfault records the results (printing out if specified), and calls 
pushfault to place the fault on the appropriate stack if it has not 
been detected. It then calls on restorez to restore to the valid • 
values any 9ate outputs in processor n's copy of the 9ate outputs 
(signal deSignated, for example, as g[161.zln]) that It changed as a 
result of the fault simulation. Restorez also cleans up other data 
changes made during the simulation of the current fault. (In order to 
facil itate the restoration process, a stack cal led "changed" is 
maintained by checkfault of al I gates whose outputs it has changed.) 
Appropriate statistics are gathered at each stage, and, when al I 
processors have worked through the members of tneir fault stacks, the 
next input is entered to the valid circuit, valid gate values 
determined (and distributed to each processor), and fwork called again 
to oversee the checking of the faults now on the alternate stacks. 
The program terminates when there are no more inputs or when all 
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If a circuit has memory, in the form of storage elements such as 
latches, or FFs, then the fault simulation process must take this into 
account by keeping track of faulty states of such devices. Suppose 
that, as a result of some input acting on a cirucuit with a stuck 
fault at some gate terminal, no observable output is changed (so that 
the fault is not detected), but the states of one or more latches are 
affected (i.e. are different from their valid circuit values as a 
result of the existence of the fault). Then it is possible that a 
subsequent input, in conjunction with these false signals may 
propagate a false signal to an observable output, hence reveal ing the 
fault. In order to simulate this behavior, the fault descriptors, 
introduced in the precedinQ section, include pointers (fltchstk) to 
stacks listing latches (references to latches also apply to Frs) whose 
values become false due to the original fault. 
The checkfault routine pushes onto a stack, called newltchstk, latches 
whose values have been changed from their valid values in the manner 
outlined above. For faults not yet detected, procfault attaches 
newltchstk to the fault descriptor. Injflt copies the stack of 
latches with false signals (if such exists as part of the descriptor 
of the fault currently being processed) onto a stack cal led 
oldltchstk. The latches involved are pushed onto the appropriate 
actgstks. Injflt then treats the corresponding feedback inputs (if 
any) as though they were terminals with stuck faults. Checkfault 
takes into account the existence of such latches when determining 
fltlev (lowest level of gates to process). Procfault and restorez 
free memory al located to these stacks when no longer needed. 
Suppose that, during a faulty circuit evaluation of a latch, it is 
found that the clock input to that latch is O. Tlen the output of 
that latch should be the same as the output it had during the previous 
input. But how is that value to be found? If the latch is on 
oldltchstk, then the entry on that stack wi I I contain the required 
value. But if the latch is not on oldltchstk, the proper value is the 
val id output of the latch during the previous input. But the present 
val u e 0 f the val i d 0 u t put 0 f the I a t c h (wh i chi s the res u Ito f the 
present input) may be different from the past value (the clock input 
for the val id circuit may be a I, as opposed to the 0 for the faulty 
circuit). In order to take care of this situation, the data structure 
for a gate includes oldz, the value of the valid output after the last 
input, and a stack, chltchstk, of latches whose values were changed by 
the current input is maintained during the simulation of the valid 
circuit. The routine updtoldz is part of this process. (I believe 
that oldz can be eliminated and the old latch value can better be kept 
on chltchstk.) 
10. Fault Simulation of Logic Circuits Containing RAMs 
Since RAMs (usually of modest size) are sometimes included in logic 
circuits, it is useful for the simulator to be able to treat them as 
gates durin9 simulations. This does, however introduce some 
complexity Into the process of fault simulation. 
For the val id circuit simulation, a memory location is reserved for 
the contents of each memory location of each RAM. These are 
maintained in a straightforward way durin9 the valid circuit 
simulations. (RAMS are treated as multi-Input, single output gates, 
in a manner simi lar to the way latches or NOR-gates are handled.) For 
reasons simi lar to those motivating the need for the stack of changed 
latch values (see preceding section), it is necessary to maintain a 
stack (chmemstk) of RAM locations whose values have changed (along 
with the old values). 
In order to handle fault simulation of such circuits, some further 
additions to the data structure are needed. Each fault descriptor 
must contain a pointer (fmstk) to a stack of faulty memory locations 
(the index of the RAM, the local address within that RAM, and the 
faulty value are al I stored on that stack for each false value in a 
RAM, whether due to a stuck fault in memory or to the consequences of 
other faults). During fault simulation, injflt generates a pointer (oldfmstk) to this stack, whose contents may be altered during the 
simulation. In addition, a new stack (newfmstk) of memory locations 
that acquire false values for the current input is produced by 
checkfault. If the current input does not detect the fault, then 
oldfmstk and newfmstk are concatenated in procfault, and the result 
attached to the fault descriptor via fmstk, so it becomes the oldfmstk 
for the next input. 
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When faults are entered by list (the I option) memory faults are 
entered in a special form (see the file crfltlst6.c). For exampl~, 
mI2~3,0 specifies a memory fault in which location 3 of the RAM gll2] 
is e0. This description is converted by the program to a form 
analogous to that for the other fault types. Its internal form 
be9inning with a 0 for the type, would be 000,12, and there would be a 
pOinter fmstk to a stack of false memory values that would have, as 
its first (bottom) entry, a structure (mvalstk) with components 
indicating false value (mfval), gate index (gtindex), address (mloc), 
and a pointer to the next item on the stack (nxt- initially NULL). 
Al I RAMs with false memory contents are placed on the actgtstk by 
injflt. When eval is evaluating the output of a RAM during a faulty 
circuit evaluation, a number of situations must be taken into account. 
(1) If the operation is neither write nor clear, then the function 
chkvmw is cal led to determine if the valid circuit simulation changed 
any memory bits in this RAM. If so, a false memory value I isted on 
oldfmstk might have been corrected or changed, in which case an 
element of oldfmstk is deleted or changed (if it does not correspond 
to a stuck fault). If the memory location is not on oldfmstk, then a 
new false memory entry must be created and put on newfmstk. 
(2) If the faulty circuit simulation is executing a read operation, 
then rdfm searches oldfmstk for the location involved; if it is there, 
then the output is the associated false value. Else it is the val id 
contents of them memory location. 
(3) If the operation is write, and the value t to be written differs 
from the val id circuit value stored at the specified memory address, 
then prmfch is called to see if that location is on oldfmstk. If it 
is, then prmfch updates the value on that stack if necessary. 
Otherwise prmfch adds a new item to newfmstk. If t is equal to the 
valid contents of the memory location, then another function, prmnfch, 
is called to search oldfmstk for an entry at this location and to 
delete it if it exists (and is not a stuck fault). In both cases, 
chkvmwb is cal led to determine if the val id circuit simulation wrote 
at diffeent location of the same RAM. If so, then it may be necessary 
to add a new fault to newfmstk. 
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